Parallel Test Structure in Latch Based Asynchronous Pipeline
نویسندگان
چکیده
Pipeline is a standard way of decomposing an operation into concurrently operating stages to increase throughout at a moderate increase in area. Pipeline can be implemented both synchronously and asynchronously. In a synchronous pipeline the global clock regulates the communication of data between stages. In asynchronous pipeline the communication of data between stages is regulated by local communication between stages. The latch based asynchronous pipeline is shown in Fig. 1. Two handshake signals and a data bus connect adjacent modules and worked in following way: the sender puts valid data on the data wires and then produces an event on the request wire. The receiver takes the data and then produces an event on the acknowledge wire. The delay between stages of pipeline is adjusted so that the signals satisfy the bundled data convention.
منابع مشابه
Adaptive Pipeline Depth for Asynchronous Systems Using Collapsible Latch Controllers
A new class of latch controllers for asynchronous pipelines is presented. In addition to the standard operating mode, they can be configured in a collapsed mode, where the pipeline latches they control are kept transparent effectively joining the neighbouring pipeline stages into one. The depth of the resulting pipeline is dynamically adaptable, which can be used for power management of asynchr...
متن کاملScan Test of Latch-based Asynchronous Pipeline Circuits under 2-phase Handshaking Protocol
Asynchronous MOUSETRAP pipeline circuit is a simple and fast circuit thanks to the 2-phase handshaking protocol which has no return-to-zero overhead. In this paper, we propose two scan D-latches in order to support its scan test since D-latches are used instead of flip-flops in the MOUSETRAP. We design some MOUSETRAP pipeline circuits with the ISCAS89 benchmark combinational circuits using 130n...
متن کاملA New Asynchronous Pipeline Scheme : Application to the Design of a Self-timed Ring Divider
This paper describes an efficient way to synchronise and pipeline asynchronous circuits built out of precharged function blocks. Differential Cascode Voltage Switch Logic (DCVSL) [1] is used to efficiently implement these blocks. A modified version of this logic, called LCDL (Latched CMOS Differential Logic [2]), or DCVSL with NORA-Latch [3] in the literature, is used in order to improve the st...
متن کاملAsynchronous Domino Logic Pipeline Based ECRL
This project presents a high-throughput and ultralowpower asynchronous domino logic pipeline design method, targeting to latch-free and extremely fine-grain or gate-level design. The data paths are composed of a mixture of dual-rail and single-rail domino gates. Dual-rail domino gates are limited to construct a stable critical data path. Based on this critical data path, the handshake circuits ...
متن کاملAn Optimized Fine Grain Domino Asynchronous Pipeline Design for Low Power
A novel design method of asynchronous domino logic pipeline, which focuses on improving the circuit efficiency and making asynchronous domino logic pipeline design more practical for a wide range of applications. The data paths are composed of a mixture of dual-rail and single-rail domino gates. Dual-rail domino gates are limited to construct a stable critical data path. Based on this critical ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999